The OKL4 Microvisor: Convergence Point of Microkernels and Hypervisors

Gernot Heiser  
Open Kernel Labs and NICTA and University of New South Wales  
Sydney, Australia  
gernot@ok-labs.com

Ben Leslie  
Open Kernel Labs  
Sydney, Australia  
benno@ok-labs.com

ABSTRACT

We argue that recent hypervisor-vs-microkernel discussions completely miss the point. Fundamentally, the two classes of systems have much in common, and provide similar abstractions. We assert that the requirements for both types of systems can be met with a single set of abstractions, a single design, and a single implementation. We present partial proof of the existence of this convergence point, in the guise of the OKL4 microvisor, an industrial-strength system designed as a highly-efficient hypervisor for use in embedded systems. It is also a third-generation microkernel that aims to support the construction of similarly componentised systems as classical microkernels. Benchmarks show that the microvisor’s virtualization performance is highly competitive.

Categories and Subject Descriptors
D.4.7 [Operating Systems]: Organization and Design—Real-time systems and embedded systems

General Terms
Design, Performance

Keywords
Microkernels, hypervisors, virtual machines, real-time systems and embedded systems

1. INTRODUCTION

The merits of microkernels have been debated for a long time. Popular in the 1980s, they fell into disrepute in the early '90s as systems built on top failed to perform. Arguments that the performance problems were inherent in the microkernel approach [CB93] were refuted by Liedtke [Lie95] identifying design and implementation shortcomings of these first-generation kernels, and it was demonstrated that the second-generation (2G) L4 microkernel could be used as a hypervisor to virtualize Linux with an overhead of about 5–7% [HHL+97]. Commercial microkernels are now deployed at a large scale, including QNX [LG09] for high-availability, Green Hills Integrity [GHS] for high security, and the high-performance OKL4 microkernel for mobile devices [OKL4] (with more than 750 million instances shipped to date).

Curiously, this did not stop a new debate starting a number of years back, this time pitting microkernels against hypervisors, as if they were disjoint classes of systems. Some of these arguments [HWF+05] we have earlier shown to be based on false premises [HUL06], others [AG09] are based on an outdated, 1980’s view of microkernels, oblivious to the last 15+ years of microkernel research.

We assert that these arguments completely miss the point. Microkernels and hypervisors are both designed as low-level foundations for larger systems, although with different objectives. This does not mean that these objectives are irreconcilably at odds. In fact, we argue that we can construct a type of kernel that satisfies the combined objectives of microkernels and hypervisors. We call such a kernel a microvisor, and present the OKL4 microvisor as a representative.

In the next section we revisit the motivations for microkernels and hypervisors, and the resulting objectives and designs. In Section 3 we explore the intersection of these objectives and present the OKL4 microvisor as a representative. Section 4 presents initial performance data and Section 5 discusses related work.

2. MICROKERNELS AND HYPERVERSORS

2.1 Microkernels

While the term microkernel was not coined until a decade and a half later, the basic concept goes back to Brinch Hansen’s nucleus [BH70]. The basic idea is to reduce the kernel code to fundamental mechanisms, and implement actual system services (and policies) in user-level servers. The microkernel is supposed to be general enough to support the construction of arbitrary systems on top.

The modern microkernel concept is captured in Liedtke’s Minimality Principle: A concept is tolerated inside the microkernel only if moving it outside the kernel, i.e. permitting competing implementations, would prevent implementation of the system’s required functionality [Lie95].

The original driver behind microkernels is generality and flexibility, based on a separation of policy and mechanisms [LCC+75]. A more modern motivation is the design of systems with a minimal trusted computing base, in order to aid assurance of safety- and security-critical systems [PHPS04]. The formal verification of the seL4 microkernel [KEH+09] shows that microkernels can be small enough make a formal proof of functional correctness feasible.

Moving services out of the kernel into servers makes client-server communication performance-critical, and as such a microkernel needs a very fast inter-process communication (IPC) mech-
Hypervisors traditionally virtualize devices by exporting a memory: provide abstractions for:

Fundamentally, both types of kernels must be more high-level than the hardware ABI. For a microkernel, similarity of real and abstract resources is not guaranteed. Virtualization provides extra APIs, called hypercalls, which generally are more high-level than the hardware ABI.

Microkernels, in contrast, tend to run device drivers as separate user-level processes, which communicate with the rest of the system using IPC. This is effectively a combination of the approaches discussed for hypervisors, and supports device sharing without making drivers part of the microkernel, but comes at the expense of additional context switches.

**Communication** Subsystems need to communicate. VMs communicate like real machines—via networks. Hence, hypervisors traditionally provide virtual networks, which are based on the existing virtual-device abstraction, running standard networking stacks. Microkernels, in contrast, are designed for systems decomposed at a much finer granularity, and therefore offer highly-optimised message-based IPC primitives. Following Lidhtke [Lie93], 2G microkernels typically minimise overheads by providing a synchronous (blocking and unbuffered) IPC primitive.

In summary, there is not much difference in the first three points. As far as I/O is concerned, hypervisors have in recent years moved closer to microkernels. Xen [BDF03], for example, runs its administrative functions in a privileged VM called Dom0, which hosts a Linux guest. Domain0 is also used as a source of device drivers, which therefore run in user mode, as with a microkernel (although all the Domain0 drivers run in the same address space, that of the Linux guest). The driver (excuse the pun) behind this development is the cost of re-implementing or adapting device drivers: Domain0 uses unmodified drivers from the Linux guest.

This in turn puts pressure on inter-VM communication costs. Only a few years back, hypervisor proponents belittled the microkernel community [HWF05] for their efforts in optimising IPC. During the discussion following the presentation of that paper, a prediction was made that within two years the hypervisor community would be publishing papers on improving inter-VM communication overheads. In fact, a string of papers have since proposed such inter-VM communication primitives. Some of these [ZMRG07, WWG08] showed performance that was well below what had been achieved in comparable microkernel-based setups [LCFD05, LUSG04] while others sacrifice isolation for performance [BSR09].

**2.4 Trends**

As the above discussion shows, microkernels and hypervisors are fundamentally nowhere near as different as some of the literature would have us believe. And in fact, the similarities are growing.

On the one hand, hypervisors are becoming more microkernel-like. The tendency to move drivers into userland, as a way to reuse legacy drivers, is one indication. Furthermore, the hypervisor community is becoming increasingly aware of the attack surface offered by a big hypervisor, and the high rewards for cracking it [Rut08, SK10].

On the other hand, microkernels are increasingly used to support virtualization. The reason is also legacy support: even highly security- or safety-critical systems increasingly face the need to
3. ENTER THE MICROVISOR

3.1 Combining the models

Under the circumstances it makes sense to revisit the microkernel-hypervisor issue. Specifically, we ask whether it is possible to achieve the objective of both classes of kernels with a single set of abstractions, a single design, and a single implementation. Specifically, can we build a single kernel which provides platform virtualization with the efficiency of the best hypervisors, while at the same time achieving the core microkernel goals of generality (ability to support the construction of arbitrary systems, especially highly-componentised systems) and minimalism?

A partial answer has recently been given by NOVA [SK10], although that system is foremost a hypervisor for x86 platforms and requires hardware that is trap-and-emulate virtualizable [PG74]. NOVA also provides multiple abstractions for the same hardware resources (e.g., threads as well as vCPUs).

We provide another data point in the form of the OKLA microvisor, a system explicitly designed to serve as a hypervisor as well as replacing our microkernel, and is aimed at performance-sensitive, memory-constrained embedded systems. The OKLA microvisor is designed to be portable across a wide range of processor architectures (although the present product only supports ARM processors).

The OKLA microvisor is a third-generation (3G) microkernel of L4 heritage (as indicated by the name). It grew out of our experience with large-scale commercial deployment of the OKLA microkernel in mobile wireless devices and the growing demand for low-overhead platform virtualization in embedded systems.

The microvisor is also strongly influenced by our experience with the design, implementation and formal verification of seL4 [KEH+09]. It shares with seL4 the use of capabilities for access control on all resources, and a design for formal verification. It uses a more traditional approach to kernel resource management than seL4, but in other ways departs more aggressively than seL4 from the classical L4—by neither providing a synchronous message-passing IPC primitive nor kernel-scheduled threads.

3.2 The microvisor model

In line with the goal of supporting virtualization with the lowest possible overhead, the microvisor’s abstractions are designed to model hardware as closely as possible. Specifically,

- the microvisor’s execution abstraction is that of a virtual machine with one or more virtual CPUs (vCPUs), on which the guest OS can schedule activities;
- the memory abstraction is that of a virtual MMU (vMMU), which the guest OS uses to map virtual to (guest) physical memory;
- the I/O abstraction consists of memory-mapped virtual device registers and virtual interrupts (vIRQs);
- communication is abstracted as vIRQs (for synchronisation) and channels. The latter are bi-directional FIFOs with a fixed (configurable per channel) buffer allocated in user space (you can run TCP/IP on a channel if you really want to).

The asynchronous communication model not only maps better to hardware (including SMP) than the traditional L4 model. It also reflects our experience with mapping large, real-world embedded-systems code (such as multi-MLOC modem stacks and mobile-device application environments) to the L4 microkernel—the asynchronous model turned out to be a better match to the requirements of such systems.

L4’s synchronous IPC model necessitated the support for kernel-scheduled threads. With only an asynchronous IPC primitive, that need goes away, and the microvisor provides multiple vCPUs per VM solely for the purpose of allowing a VM to use multiple physical CPUs. Multiplexing of a single CPU between multiple activities within a VM is left to the OS. The model does not prevent creation of VMs with more vCPUs than physical cores, but there is no benefit in doing so.

The vMMU contains a virtual TLB which, like a real TLB, is a limited-size cache for mappings. The vTLB is typically much bigger than the real TLB (to make up for the higher access cost), and is implemented as a page table which is traversed by the microvisor on a page fault.

3.3 Implementation

The OKL4 microvisor is a clean, from-scratch design and implementation. It shares no code with the early commercially-deployed version of the L4 microkernel (but shares code modules with the presently shipping OKL4 microkernel). Like its predecessor, it is designed to support a mixture of real-time and non-real-time software running on top. The implementation comprises about 8.6 kLOC of ANSI C and about 1.2 kLOC of assembler; it compiles to about 35 KiB of text. It is less complex (and smaller) than our earlier microkernels, which is one indication of an improved API.

In particular, the use of vIRQs as the communication primitive lead to dramatic simplifications compared to the synchronous IPC model traditionally used by L4 microkernels (even though that model had been significantly simplified over the years). As a consequence, it has no need for an “IPC fastpath”—there is really only a single code path in the vIRQ implementation, and it is much shorter than that of any synchronous IPC primitive.

The microvisor has a total of 30 hypercalls. This is more than the typical number of system calls of L4 microkernels (between seven and twenty, depending on L4 version). However, L4 system calls tend to be heavily overloaded (the OKL4 microkernel version 3.0 system header files contain over 200 APIs) while the microvisor hypercalls are all simple.

4. BUT DOES IT WORK?

4.1 Evaluation issues

A complete proof of our claim that the OKL4 microvisor represents the convergence point of microkernel and hypervisor technology would have to consist of two parts: firstly a demonstration that it is as good as any hypervisor in supporting virtual machines, and secondly a demonstration that it is as good as any microkernel in supporting microkernel applications.

The former is easier to do than the latter, as there is a lack of readily-accessible microkernel-based systems that could be used for comparison, and the lack of standardised APIs makes it difficult to build directly comparable systems. As the microvisor is a fairly new system, we have not yet had the opportunity to perform such an analysis.

Therefore, we can only look at the other part of the proof at present—comparing the performance with hypervisors. Even this
is not as easy as it may seem: OKL4 is designed for embedded systems and presently only available for ARM processors. While there exist a number of virtualization solutions which should be directly comparable to OKL4, these are proprietary, are not readily accessible even in binary form, and performance and even APIs are protected by NDAs. The most we can say here is that several prospective commercial users have performed competitive performance evaluations, from which the OKL4 microvisor has always emerged as the winner.

The only comparable system for which performance data is publicly available is a port of Xen to the ARM architecture which was performed by Samsung, and performance data was published for an ARM9 CPU [HSH +08].

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Native</th>
<th>Virtualized</th>
<th>Overhead</th>
</tr>
</thead>
<tbody>
<tr>
<td>null syscall</td>
<td>0.6 µs</td>
<td>0.96 µs</td>
<td>0.36 µs</td>
</tr>
<tr>
<td>read</td>
<td>1.14 µs</td>
<td>1.31 µs</td>
<td>0.17 µs</td>
</tr>
<tr>
<td>write</td>
<td>0.98 µs</td>
<td>1.22 µs</td>
<td>0.24 µs</td>
</tr>
<tr>
<td>stat</td>
<td>4.73 µs</td>
<td>5.05 µs</td>
<td>0.32 µs</td>
</tr>
<tr>
<td>fstat</td>
<td>1.58 µs</td>
<td>2.24 µs</td>
<td>0.66 µs</td>
</tr>
<tr>
<td>open/close</td>
<td>9.12 µs</td>
<td>8.23 µs</td>
<td>-0.89 µs</td>
</tr>
<tr>
<td>select(10)</td>
<td>2.62 µs</td>
<td>2.98 µs</td>
<td>0.36 µs</td>
</tr>
<tr>
<td>select(100)</td>
<td>16.24 µs</td>
<td>16.44 µs</td>
<td>0.20 µs</td>
</tr>
<tr>
<td>sig. install</td>
<td>1.77 µs</td>
<td>2.05 µs</td>
<td>0.28 µs</td>
</tr>
<tr>
<td>sig. handler</td>
<td>6.81 µs</td>
<td>5.83 µs</td>
<td>-0.98 µs</td>
</tr>
<tr>
<td>prot. fault</td>
<td>1.27 µs</td>
<td>2.15 µs</td>
<td>0.88 µs</td>
</tr>
<tr>
<td>pipe latency</td>
<td>41.56 µs</td>
<td>54.45 µs</td>
<td>12.89 µs</td>
</tr>
<tr>
<td>UNIX socket</td>
<td>52.76 µs</td>
<td>80.90 µs</td>
<td>28.14 µs</td>
</tr>
<tr>
<td>fork</td>
<td>1.106 µs</td>
<td>1.190 µs</td>
<td>84 µs</td>
</tr>
<tr>
<td>fork+execve</td>
<td>4.710 µs</td>
<td>4.933 µs</td>
<td>223 µs</td>
</tr>
<tr>
<td>system</td>
<td>7.583 µs</td>
<td>7.796 µs</td>
<td>213 µs</td>
</tr>
</tbody>
</table>

Table 1: Lmbench results for OKL4 on Beagle Board

4.2 Virtualized Linux performance

There are presently no standardised hypervisor benchmarks for embedded systems. The most widely-used performance measure is comparing Lmbench scores of virtualized and native Linux. Table 1 shows this comparison on the Beagle Board, a popular platform featuring a TI OMAP3530 processor based on an ARM Cortex-A8 core (ARM v7 architecture) clocked at 500MHz. The data for this table is taken from a customer’s evaluation report, and can therefore be considered independently validated (and agrees fully with our own measurements).

Most of the Lmbench benchmarks time a single Linux system call, which in turn requires a single OKL4 hypercall to virtualize. These show that the basic overhead is around 0.3 µs (150 cycles) per hypercall. The IPC (pipes and sockets) and process-creation (fork, exec, system) benchmarks are complex and require multiple hypercalls, and therefore show higher absolute overheads.

The relative overheads of the process-creation benchmarks (3–8%) are remarkably low. For comparison, the OKL4 microkernel on an ARM9 processor (ARM v5 architecture) showed an overhead of 35% for fork and 27% for fork+execve [Hei09]. The corresponding figures for Xen are around 250% [HSH +08], although it must be noted that these are from a research project and not a product, and the available performance data is by now 2.5 years old.

An anomaly are the negative apparent overheads for open/close and signal handling, and the high apparent overhead for protection fault. These result from the changed memory layout in the virtualized system changing the patterns of cache conflicts misses, and indicate that not too much should be read into an individual result.

<table>
<thead>
<tr>
<th>Type</th>
<th>Benchmark</th>
<th>Native</th>
<th>Virt.</th>
<th>O/H</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCP</td>
<td>Xput [Mib/s]</td>
<td>651</td>
<td>630</td>
<td>3%</td>
</tr>
<tr>
<td></td>
<td>Load [%]</td>
<td>99</td>
<td>99</td>
<td>0%</td>
</tr>
<tr>
<td></td>
<td>Cost [µs/KiB]</td>
<td>12.5</td>
<td>12.9</td>
<td>3%</td>
</tr>
<tr>
<td>UDP</td>
<td>Xput [Mib/s]</td>
<td>537</td>
<td>516</td>
<td>4%</td>
</tr>
<tr>
<td></td>
<td>Load [%]</td>
<td>99%</td>
<td>99%</td>
<td>0%</td>
</tr>
<tr>
<td></td>
<td>Cost [µs/KiB]</td>
<td>15.2</td>
<td>15.8</td>
<td>4%</td>
</tr>
</tbody>
</table>

Table 2: Netperf on Beagle Board

5. RELATED WORK

Closely related work is NOVA [SK10], a hypervisor designed for minimal size. NOVA is designed solely to support pure virtualization on hardware which is fully trap-and-emulate virtualizable, and for performance is strongly dependent on virtualization extensions to the x86 architecture.

NOVA minimises the kernel code (which the authors call the hypervisor) by moving much of the virtualization support, such as instruction emulation, to user level (they call this part the VMM). The VMM is replicated for each VM, thus removing it from the trusted computing base of “native” code (code executing without a guest OS on virtual bare hardware).

The NOVA hypervisor does not actually provide a minimal set of abstractions, but exhibits redundancy in its API. For example, NOVA offers threads as well as vCPUs, tasks as well as VMs, and synchronous IPC.

While the OKL4 microvisor is designed to make use of architectural support for virtualization, most cores for embedded use do not presently provide such support, and therefore require para-virtualization.

Comparing NOVA with our microvisor actually illustrates frequently-overlooked benefits of para-virtualization: the hypervisor can be much simpler. A para-virtualized guest on top of the microvisor does not require any instruction emulation, as all privileged instructions are replaced by explicit hypercalls (and typically each hypercall replaces many lines of guest source). This completely removes the need for the NOVA-like VMM, which adds 20 kLOC to the 9 kLOC of the NOVA kernel, compared to a total size of 10 kLOC for OKL4 (but of course, this comes at the expense of having to para-virtualize the guest).

Obviously, comparisons of code size between the two systems need careful interpretation, as the functionality is different (pure vs para-virtualization) and the ARM architecture is much cleaner than x86. If in the future ARM cores become fully virtualizable, utilizing the respective hardware mechanisms will require extra code in the microvisor.
6. CONCLUSIONS

We hope to have convinced the reader that the microkernel-vs-
hypervisor debate is pointless, that in reality the two concepts have
significant overlap, and the two models can, should and will con-
verge to this common subset. We have presented one such conver-
gence point in the form of the OKL4 microvisor, and have demon-
strated that it meets the hypervisor objective of minimal overhead
for virtualization as well as the microkernel objective of minimal
size. Proof of meeting the other core microkernel objective (gener-
ality) is in the works.

Acknowledgements

We would like to thank the OK Labs engineering team, especially
Carl van Schaik, for their contributions to designing and imple-
menting the OKL4 microvisor. NICTA is funded by the Australian
Government as represented by the Department of Broadband,
Communications and the Digital Economy and the Australian Research
Council through the ICT Centre of Excellence program.

7. REFERENCES

[AG09] F. Armand and M. Gien. A practical look at
Vegas, NV, USA, Jan 2009.

[BDF+03] P. Barham, D. Dragovic, K. Fraser, S. Hand,
T. Harris, A. Ho, R. Neugebauer, I. Pratt, and A. Warfield. Xen and the art of virtualization. In 19th
SOSP, pages 164–177, Bolton Landing, NY, USA,

[BH70] P. Brinch Hansen. The nucleus of a

Fido: Fast inter-machine-communication for enterprise
applications. In 2009 USENIX, San Diego,
CA, USA, Jun 2009.

[CB93] J. B. Chen and B. N. Bershad. The impact of
operating system structure on memory system
performance. In 14th SOSP, pages 120–133, Asheville,
NC, USA, Dec 1993.


pages 1–5, Las Vegas, NV, USA, Jan 2009.

[HHL+97] H. Härtig, M. Hohmuth, J. Liedtke, S. Schönberg,
and J. Wolter. The performance of µ-kernel-based
systems. In 16th SOSP, pages 66–77, St. Malo,

Reducing TCB size by using untrusted components —

virtualization using Xen hypervisor for
ARM-based secure mobile phones. In 5th IEEE
Consumer Comm. & Networking Conf., pages

[HUL06] G. Heiser, V. Uhlig, and J. LeVasseur. Are
virtual-machine monitors microkernels done right?

[HWF+05] S. Hand, A. Warfield, K. Fraser, E. Kottsovino,
and D. Magenheimer. Are virtual machine monitors
microkernels done right? In 10th HotOS, pages 1–6,
Sante Fe, NM, USA, Jun 2005. USENIX.

[KAR+06] O. Krieger, M. Auslander, B. Rosenberg, R. W.
Wisniewski, J. Xenidis, D. Da Silva, M. Ostrowski,
J. Appavoo, M. Butrico, M. Mergen, A. Waterland,
and V. Uhlig. K42: Building a complete operating
system. In 1st EuroSys Conf., pages 133–145,
Leuven, Belgium, Apr 2006.

[KEH+09] G. Klein, K. Elphinstone, G. Heiser, J. Andronick,
D. Cock, P. Derrin, D. Elkaduwe, K. Engelhardt,
R. Kolanski, M. Norrish, T. Sewell, H. Tuch, and
S. Winwood. seL4: Formal verification of an OS
kernel. In 22nd SOSP, pages 207–220, Big Sky, MT,
USA, Oct 2009. ACM.

[LCC+75] R. Levin, E. Cohen, W. Corwin, F. Pollack,
and W. Wulf. Policy/mechanism separation in HYDRA.
In 5th SOSP, pages 132–140, 1975.

[LCFD+05] B. Leslie, P. Chubb, N. Fitzroy-Dale, S. Götz,
C. Gray, L. Macpherson, D. Potts, Y. R. Shen,
K. Elphinstone, and G. Heiser. User-level device
drivers: Achieved performance. Journal of Computer

µ-kernel-based

[Li93] J. Liedtke. Improving IPC by kernel design. In 14th
SOSP, pages 175–188, Asheville, NC, USA, Dec
1993.

[Li95] J. Liedtke. On µ-kernel construction. In 15th SOSP,
pages 237–250, Copper Mountain, CO, USA, Dec
1995.

Unmodified device driver reuse and improved system
dependability via virtual machines. In 6th OSDI,

http://okl4.org

for virtualizable third generation architectures.

environments.
http://www.invisiblethingslab.com

[SK10] U. Steinberg and B. Kauer. NOVA: A
microhypervisor-based secure virtualization
architecture. In 5th EuroSys Conf., Paris, France, Apr
2010.

[WWG08] J. Wang, K.-L. Wright, and K. Gopalan. XenLoop: A
transparent high performance inter-VM network
loopback. In 17thHPDC, pages 109–118, Boston,
MA, USA, Jun 2008.

XenSocket: A high-throughput interdomain transport